Hi Boris, On 04/11/15 07:57, Boris Brezillon wrote:
Hi Harvey, On Tue, 6 Oct 2015 17:27:15 +0100 Harvey Hunt <harvey.hunt@xxxxxxxxxx> wrote:From: Alex Smith <alex.smith@xxxxxxxxxx> Add DT bindings for NAND devices connected to the NEMC on JZ4780 SoCs, as well as the hardware BCH controller, used by the jz4780_{nand,bch} drivers.Patch 3 does not seem to follow this binding: it still uses the ingenic,ecc-xxx properties and defines NAND timings.
Thanks, I'll fix that for v8.
Also, as answered to patch 3, I think it would be clearer to separate the nand controller and nand chip representation.
That approach makes sense - I'll change it for the next series.
Best Regards, Boris
Best regards, Harvey Hunt -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@xxxxxxxxxxxxxxx More majordomo info at http://vger.kernel.org/majordomo-info.html
