From: Paolo Abeni <pabeni@xxxxxxxxxx> > I think/fear that this series has a "quorum" problem: different voices raises opposition, and nobody (?) outside the authors > supported the code and the feature. > Could be the missing of H/W offload support in the current form the root cause for such lack support? Or there are parties > interested that have been quite so far? Hi, Intel/AMD definitely need the p4tc offload support and a kernel SW pipeline, as a lot of customers using programmable pipeline (smart switch and smart NIC) prefer kernel standard APIs and interfaces (netlink and tc ndo). Intel and other vendors have native P4 capable HW and are invested in P4 as a dataplane specification. - Customers run P4 dataplane in multiple targets including SW pipeline as well as programmable Switches and DPUs. - A standardized kernel APIs and implementation brings in portability across vendors and across targets (CPU/SW and DPUs). - A P4 pipeline can be built using both SW and HW (DPU/switch) components and the P4 pipeline should seamlessly move between the two. - This patch series helps create a SW pipeline and standard API. Thanks, Anjali
