Thanks for that explanation. I
suspected that there was a good reason to have that in the kernel,
but couldn't find one.
In this case the patch is Reviewed-by: Christian König
<christian.koenig@xxxxxxx>
We should probably add this explanation as comment to the flag as
well.
Thanks,
Christian.
Am 26.04.20 um 02:43 schrieb Marek Olšák:
It was merged into amd-staging-drm-next.
I'm not absolutely sure, but I think we need to
invalidate before IBs if an IB is cached in L2 and the CPU has
updated it. It can only be cached in L2 if something other
than CP has read it or written to it without invalidation. CP
reads don't cache it but they can hit the cache if it's
already cached.
For CE, we need to invalidate before the IB in
the kernel, because CE IBs can't do cache invalidations IIRC.
This is the number one reason for merging the already pushed
commits.
Marek
_______________________________________________
amd-gfx mailing list
amd-gfx@xxxxxxxxxxxxxxxxxxxxx
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
|
_______________________________________________
amd-gfx mailing list
amd-gfx@xxxxxxxxxxxxxxxxxxxxx
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
