This series are verified on 4 Vega20 by: Philip Yang <Philip.Yang@xxxxxxx>
On 2018-12-20 10:39 a.m., Kasiviswanathan, Harish wrote:
> This patch set Reviewed-by: Harish Kasiviswanathan
> <Harish.Kasiviswanathan@xxxxxxx>
>
> On 2018-12-19 6:09 p.m., Alex Deucher wrote:
>> Configure PCIE_CI_CNTL to work around a hw bug that affects
>> some multi-GPU compute workloads.
>>
>> Signed-off-by: Alex Deucher <alexander.deucher@xxxxxxx>
>> ---
>> drivers/gpu/drm/amd/amdgpu/nbio_v7_4.c | 7 +++++++
>> 1 file changed, 7 insertions(+)
>>
>> diff --git a/drivers/gpu/drm/amd/amdgpu/nbio_v7_4.c b/drivers/gpu/drm/amd/amdgpu/nbio_v7_4.c
>> index f8cee95d61cc..4cd31a276dcd 100644
>> --- a/drivers/gpu/drm/amd/amdgpu/nbio_v7_4.c
>> +++ b/drivers/gpu/drm/amd/amdgpu/nbio_v7_4.c
>> @@ -31,6 +31,7 @@
>>
>> #define smnCPM_CONTROL 0x11180460
>> #define smnPCIE_CNTL2 0x11180070
>> +#define smnPCIE_CI_CNTL 0x11180080
>>
>> static u32 nbio_v7_4_get_rev_id(struct amdgpu_device *adev)
>> {
>> @@ -222,7 +223,13 @@ static void nbio_v7_4_detect_hw_virt(struct amdgpu_device *adev)
>>
>> static void nbio_v7_4_init_registers(struct amdgpu_device *adev)
>> {
>> + uint32_t def, data;
>> +
>> + def = data = RREG32_PCIE(smnPCIE_CI_CNTL);
>> + data = REG_SET_FIELD(data, PCIE_CI_CNTL, CI_SLV_ORDERING_DIS, 1);
>>
>> + if (def != data)
>> + WREG32_PCIE(smnPCIE_CI_CNTL, data);
>> }
>>
>> const struct amdgpu_nbio_funcs nbio_v7_4_funcs = {
> _______________________________________________
> amd-gfx mailing list
> amd-gfx@xxxxxxxxxxxxxxxxxxxxx
> https://lists.freedesktop.org/mailman/listinfo/amd-gfx
>
_______________________________________________
amd-gfx mailing list
amd-gfx@xxxxxxxxxxxxxxxxxxxxx
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
