Re: [PATCH 5/5] ASoC: Intel: Skylake: Disable clock and power gating during fw/lib download

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



On Sat, Jan 27, 2018 at 09:50:25AM +0530, Guneshwor Singh wrote:
> From: Sanyog Kale <sanyog.r.kale@xxxxxxxxx>
> 
> In order to achieve better DMA performance and reduce download time for
> firmware and library, it is recommended to disable dynamic clock and
> power gating. In some scenarios, DMA may wait to accumulate more data and
> last chunk of data never gets completed if dynamic clock and power
> gating is kept enabled.

This doesn't apply against current code, please check and resend.

Attachment: signature.asc
Description: PGP signature

_______________________________________________
Alsa-devel mailing list
Alsa-devel@xxxxxxxxxxxxxxxx
http://mailman.alsa-project.org/mailman/listinfo/alsa-devel

[Index of Archives]     [ALSA User]     [Linux Audio Users]     [Kernel Archive]     [Asterisk PBX]     [Photo Sharing]     [Linux Sound]     [Video 4 Linux]     [Gimp]     [Yosemite News]

  Powered by Linux