On Mon, Feb 29, 2016 at 02:23:47AM +0800, John Hsu wrote:
> Extend FLL clock source from MCLK/BCLK/FS.
> Modify FLL calculation and parameter setting.
I'm sorry but this really doesn't tell me very much about what this is
supposed to do so it's very hard to tell if the change does it or not.
It also sounds like there's multiple different changes going on here, if
nothing else it sounds like there's the addition of some new sources for
the FLL and also some unspecified changes to the calculations. Separate
changes should be in separate patches.
> + /* We selected MCLK source but the clock itself managed externally */
> + if (!nau8825->mclk)
> + return 0;
> +
That comment sounds *very* suspicous, if we are using MCLK we should
manage it via the clock API. If the platform doesn't have good clock
support we should fix the platform.
> + if (nau8825->mclk_freq != freq) {
> + nau8825->mclk_freq = freq;
> +
> + freq = clk_round_rate(nau8825->mclk, freq);
> + ret = clk_set_rate(nau8825->mclk, freq);
> + if (ret) {
> + dev_err(nau8825->dev, "Unable to set mclk rate\n");
> + return ret;
> + }
We store the frequency even if we failed to set it. This means that if
we retry we'll skip over setting which is buggy.
Attachment:
signature.asc
Description: PGP signature
_______________________________________________ Alsa-devel mailing list Alsa-devel@xxxxxxxxxxxxxxxx http://mailman.alsa-project.org/mailman/listinfo/alsa-devel
