On Mon, Jul 31, 2023 at 06:55:22PM +0200, Krzysztof Kozlowski wrote: > The driver disables RX path clock in SND_SOC_DAPM_POST_PMD of > rx_macro_enable_interp_clk() and rx_macro_enable_mix_path(). Make the > code symmetrical by enabling the clock in SND_SOC_DAPM_PRE_PMU. This > also matches downstream Qualcomm driver for Qualcomm SM8550 SoC. Was the clock previously enabled somewhere else? If not how did this work?
Attachment:
signature.asc
Description: PGP signature
