On Thu, Aug 05, 2021 at 05:11:04PM +0100, Richard Fitzgerald wrote: > Both SCLK and PLL clocks must be running to drive the glitch-free mux > behind MCLK_SRC_SEL and complete the switchover. Please provide a cover letter for serieses, it helps give an overview of what's going on and is useful for tooling.
Attachment:
signature.asc
Description: PGP signature
