On Thu, Dec 26, 2024 at 05:22:21PM +0100, Marek Vasut wrote: > The i.MX8M/Mini/Nano/Plus variant of the SAI IP has control registers > shifted by +8 bytes and requires additional bus clock. Document support > for the i.MX8M variant of the IP with this register shift and additional > clock. Update the description slightly. > > Signed-off-by: Marek Vasut <marex@xxxxxxx> Acked-by: Conor Dooley <conor.dooley@xxxxxxxxxxxxx>
Attachment:
signature.asc
Description: PGP signature
- References:
- [PATCH v2 1/4] dt-bindings: clock: fsl-sai: Document i.MX8M support
- From: Marek Vasut
- [PATCH v2 1/4] dt-bindings: clock: fsl-sai: Document i.MX8M support
- Prev by Date: Re: [PATCH v2 3/4] dt-bindings: clock: fsl-sai: Document clock-cells = <1> support
- Next by Date: [PATCH RESEND] ASoC: codecs: es8316: Fix HW rate calculation for 48Mhz MCLK
- Previous by thread: Re: [PATCH v2 4/4] clk: fsl-sai: Add MCLK generation support
- Next by thread: [CFT][PATCH] fix descriptor uses in sound/core/compress_offload.c
- Index(es):